

DwF 2011

## Energy Efficient Operation of Automotive Control Units

#### **Stefan Imrich** Field Application Engineer



## Introduction

### ► The lecture will:

- Architecture evolution over the years
- Low power challenges starting on a typical body controller architecture
- MCU Low Power Mechanisms to address Low Power challenges
- Describe techniques to optimize their usage and concepts to address the challenges identified
- Software configuration example







### **Architecture Evolution over the Years**





## 1990's : The Birth of Networking into Cars

CAN, VAN or J1850 depending on car makers

Proprietary communication, K-line

The Challenge: Get to some consistency, Reuse





## 2000's : CAN and LIN Standards Dominate

CAN

Diagnostic CAN

MOST

LIN

The Challenge: Manage the complexity, limited bandwidth and non-determinism





## 2010's : Hierarchical Networks



The Challenge : Overcome the complexity of "super nodes" through new design methodologies, standard software...



## Low Power Challenge – Automotive

# Why has the number of ECUs increased?

- Nodes requiring MCU functionality are replacing passive and mechanical systems throughout the vehicle.
- Nodes include measurement points, actuation points, or control.
- Often the vehicle architecture distributes some of the processing to local distributed nodes.

#### As a consequence:

 Global Power budget requirement is either flat or decreasing then the power allowed per Electronic Control Unit (ECU) decreases.



Source: J.Leohold, VW, 9th International Automobile Electronics Conference, June 05 trotz gestiegener Komplexität ist beim Ruhestrom die Trendwende geschafft







## Low Power Challenges



## High End Body Computer – Partitioning Example





## **CMOS Power & Energy**

#### Power

- Dynamic Power MCU Run Current
- Static Power MCU Stop Current







## MCU Low Power Mechanisms to address Low Power Challenges







## **Power Segmentation – MCU Structure**

#### Power Domains

- Individually disconnected from Power
- Eliminate leakage from areas that are turned off
- Power Domain PD0:
  - Always on
  - Wakeup periphery, e.g., CAN sampler, RTC, API, etc.
  - Minimum RAM segment
- Power Domain RD1
  - Contains an additional RAM segment
  - Remainder of the RAM is in the PD1
     domain
- Power Domain PD1:
  - Contains all cores and the majority of peripherals
  - Can be turned off in STOP or STANDBY modes
  - Must be turned on in RUN modes



MPC5604B Power Domain Structure



Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc.

## **Managing Clock Distribution**

- Power consumption is directly linked to clock signal switching
- Reducing the number of clocked lines directly reduces current consumption
- Several methods are employed to avoid wasting power in clock edges,

#### for example:

- Clock freeze mode
  - When CPU activity can be temporarily halted, e.g., while waiting for an Analog-to-Digital (ADC) conversion to complete
- Peripheral bus division
  - Reduced local clock rates, e.g., for ADC and communication ports
- Clock gating
  - Applied wherever possible and at the entry to each sub-module



#### MPC5603B Intelligent Clock Tree architecture



## ng power in clock edges,

## Intelligent Clocking – Typical Clock Sources

### ► Fast Wake-Up:

- Increase the speed at which the device can recover from low power modes and start execution.
- Reconfiguration and non-timing critical operations can start as soon as a clock is present.
  - main RAM/module registers can be re-initialized whilst the external (accurate) OSC clock is stabilizing
- Very fast Wake-Up requires an on-chip RC oscillator
  - e.g., a 16 MHz Internal RC can provide Bus Clock in <5 cycles
- Allows near instant operation

## Periodic Wake-Up:

- Allows a reliable recovery in low power mode
- Minimizes average current

Clock Source	Start-up time	Power consumption	Accuracy	Optimum
16 MHz Internal RC Osc.	L (<1us)	M (<50uA)	L (>10%)	
128 KHZ Internal RC Osc.	L (<1us)	L (<1uA)	L (>10%)	
32 KHz Ext. Crystal Osc.	H (ms)	L (<10uA)	H (<1%)	clock
16 MHz Ext. Crystal Osc.	H (ms)	H (>100uA)	H (<1%)	
Internal PLL	H (ms)	H (>1mA)	H (<1%)	



## **Dynamic Voltage Frequency Scaling (DVFS)**

Devices typically do not require full performance all of the time

- Reducing frequency directly reduces power consumption (already discussed)
- But reducing frequency also allows the voltage to be reduced, further reducing power
- Solutions can be via hardware, software or combination of both
  - System sophistication increases with DVFS
    - Typically PLL allows frequency scaling
  - Need to balance savings with complexity:
    - Scalable regulator design, with fast switching behaviour
    - Peripherals require full scaling capability to ensure seamless switching
    - Synchronization handling during DVFS changes



voltage, but this will not always be the case



Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc.

## **Low Power Modes**

#### STANDBY – lowest power mode

- Power supply is cut off from most devices
- All clocks disabled
- Longest wakeup time and some reconfiguration required
- Most pins not powered (high impedance)

#### STOP

- Advanced low-power mode during which the clock to the core and the PLL are disabled
- Optionally switch off most peripherals
- State of the output pins is kept

#### HALT – disable core clock

- Reduced-activity mode during which the clock to the core is disabled
- Optionally switch off analog peripherals (PLL, flash, main regulator, etc.)

#### RUN0-3

- Software execution modes where most processing activity occurs.
- Allows run-time customization of different clock
   & power configurations of the system





## **Autonomous Operation**

► General theme is to switch on as little as possible:

- CPU is the most power hungry module on an MCU
- Need to switch to OFF when possible
- Put more intelligence into peripherals
- Autonomous peripherals can help achieve this.
  - Typical Autonomous peripherals include:
    - API Autonomous Periodic Interrupt
      - Allows device to recover from very low power state at selectable time intervals
    - RTC Real Time Clock
      - Offers time keeping functionality in very low power states
    - DMA Direct Memory Access
      - Allows data transfer between peripherals minimizing CPU activity
    - ADC Analog Digital Converter
      - Continual conversion while running in low power
      - Triggers wake-up when signal reaches certain level
    - LINFlex Intelligent LIN management, minimizing CPU interrupts





## Low Power System Techniques





## **Energy Saving Potential on the System Level**



high

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc. high

## **Electronic Control Unit Low Power Modes**





• MCU powered, STDBY mode no osc.

 $I_{SBC} = 40 \text{ uA}, I_{MCU} = 30 \text{ uA}$ 



- SBC LPM VDDON with osc
- MCU powered, HALT mode with osc.

 $I_{SBC} = 40 \text{ uA}, I_{MCU} < 350 \text{ uA}$ 



## Low Power System Techniques – Using the Silicon

System solutions to achieve low power are based on several key principles:

#### Reduce average power

- Sleep as much as possible
- Minimize RUN execution
- Match speed against requirements

#### Only power what is needed

- Only switch on silicon portions
- Completely power gate unused portions in many power modes

#### Only clock what is required

- Clock gating
- Clock tree management
- Peripheral grouping

## Employ intelligent autonomous operation



Device Modes - Diagram

SYSTEM MODES

e.g. DMA, RTC, API, ADC, LINFlex







#### **Managing Communication Wake-Ups**





Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc.

## **Monitoring Fast Analog Signals**

#### ► Scenario:

- Measure 3 'fast' analog inputs and check values (e.g., 'fast' temperature sensors)
- read the state of 5 port inputs and check values
- Only continue full power-up if values breech predefined conditions
- Timing and absolute accuracy of initial measurements is not critical
- ADC function is active for approximately 9 us (3 us per conversion) in every 10 ms

#### **Proposed solution:**

- ► Use approach:  $STANDBY \rightarrow RUN \rightarrow STANDBY \rightarrow RUN$
- ► Utilize STANDBY and retain 8K of RAM
- Utilize an API (Application Programming Interface) to wake-up periodically every 10ms and transition into RUN
- Clock the API with the on-chip 128 KHz IRC (very low power Internal RC ocsillator)
- Use a 16 MHz IRC for fast execution, accurate enough for this example application







Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc.

## **Monitoring Slow Analog Signals**

#### Scenario:

- Measure 3 analog inputs and check values (for example, 'slow' temperature sensors)
- Sensors are not instantly available for reading
- Sensor settling time: 2 ms
- Timing and absolute accuracy of initial measurements is not critical
- ADC function is active for approximately 9 us (3 us per conversion) in every 10 ms

#### **Proposed solution:**

- This solution is identical as previous one, except the STOP state will be used instead of STANDBY during the 'sensor stabilization' period
- Use approach:  $STANDBY \rightarrow RUN \rightarrow STOP$  $\rightarrow STANDBY \rightarrow RUN$
- Return to *STANDBY* unless pre-defined conditions are exceeded





Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc.



## Software Configuration Example





## **Code Example – Peripherals Enabled in LPM / RUN Mode**

Freescale CodeWarrior - [ME.c]	
File Edit View Search Project Window Help	_ <sup>_</sup> <sup>_</sup> <sup>_</sup> ×
10 12 12 12 12 12 12 12 12 12 12 12 12 12	
<u> </u>	🐌 🔸 🚯 🗣 🚯 🗣 💼 🗣 🖬 🗣 Path: D:\Profiles\R88911\My Documents\Dev\Software\MCUs\MPC560/B_SPP1035_CL_DemoLighting\src\ME.c
MPC5607B_SPP1035_CL_DemoLighting.mcp	// RunPCO will be use to disable all peripherals in 'high' power mode
🔹 internal_FLASH 🔄 🔝 😽 🦉 💺	
Files Link Order Targets	ME.RUNPC[U].B.RUN1=U; ME.RUNPC[0].B.RUN0=0;
💉 File Code Data 🔞	ME.RUNPC[0].B.DRUN=1; // all peripherals on in DRUN to execute Peripherals setup ME.RUNPC[0].B.SAFE=0;
■ readme.txt n/a n/a •	ME.RUNPC[0].B.TEST=0; // RunPC1 will be use to enable peripherals in 'high' power mode
main.c 440 338 •	ME.RUNPC[1].B.RUN3=1; ME.RUNPC[1].B.RUN2=1;
ME.c 2246 20 •	ME.RUNPC[1].B.RUN1=1; ME.RUNPC[1].B.RUN0=1;
	ME.RUNPC[1].B.DRUN=1; // all peripherals on in DRUN to execute Peripherals setup ME_RUNPC[1]_B_SAFE=0
	ME.RUNPC[1].B.TEST=0;
MieMios.c 1552 60 •	// LPPC0 will be use to disable all peripherals in low power mode
→ DSPI.c 300 0 •	ME.LPPC[0].B.STOP0=0; ME.LPPC[0].B.STOP0=0;
GM.c 404 40 •	// LPPC1 will be use to enable all peripherals in power mode
BTCAPLc 770 20 •	ME.LPPC[1].B.SIANDBYU=1; ME.LPPC[1].B.STOP0=1;
ivor_branch_table.c 254 0 •	ME.LPPC[1].B.HALTO=1;
Intcinterrupts.c 24 20 •	<pre>//Peripherals mode cfg //DBG_F:1 LP_CFG:3 RUN_CFG:3 ME.PCTL[0].R =DBGm  LPPC0 RUNPC0; //</pre>
HyperTerm.c 126 40 • ⊡⊖∰ Header Files 0 0 •	ME.PCTL[1].R =DBGm LPPC0 RUNPC0; // ME.PCTL[2].R =DBGm LPPC0 RUNPC0; //
ExtGlobal.h 0 0 •	ME.PCTL[3].R =DBGm LPPC0 RUNPC0; // ME_PCTL[4].R =DBGm LPPC0 RUNPC1; //DSPT0
Global.h 0 0 •	ME.PCTI[5].R =DBGm [IPPC0] RUNPC0; //DSPI1 WE PCTI[5].R =DBGm [IPPC0] RUNPC0; //DSPI2
MPC5607B_xMxxx_010 0 0 •	ME.PCTI[7].R =DBGm  IPPC0 RUNPC0; //DSPI3 WE.PCTI[7].R =DBGm  IPPC0 RUNPC0; //DSPI3
MPC5607B_HWInit.h 0 0 •	
CornerLightDriver.h 0 0 •	ME_PCTL[10].R = DBGm [LPPC0 RUNPC0; // (done at init)
intc.h 0 0 •	ME.PCTL[12].R =DBGm  LPPC0   RUNPC0; //LINFlex8 ME.PCTL[13].R =DBGm  LPPC0   RUNPC0; //LINFlex9
	ME.PCTL[16].R =DBGm LPPC0 RUNPC0; //FlexCAN0 ME.PCTL[17].R =DBGm LPPC0 RUNPC0; //FlexCAN1
CTU.h 0 0 •	
	ME.PCTI[20].R =DBGm   IPPC0   RUNPC0; //FlexCAN4
BIDSPI.h U U •	ME.PCTI[22].R =DBGm [IPPC0   RUNPC0; // PLACENS
	ME.PCTI[23].R =DBGm [LPPC0] RUNPC0; //
HyperTerm.h 0 0 •	ME.PCIL[25].R =DBGm [LPPC0 RUNPC0; // ME.PCIL[26].R =DBGm [LPPC0 RUNPC0; //
□	ME.PCTL[27].R =DBGm  LPPC0 RUNPC0; // ME.PCTL[28].R =DBGm  LPPC0 RUNPC0; //
MPC5607B_HWInit.c 174 0 • MPC55xx_init_debug.c n/a n/a	ME.PCTL[29].R =DBGm   LPPC0   RUNPC0; // ME.PCTL[301.R =DBGm   LPPC0   RUNPC0; //
MPC55xx_init.c 18 8 •	ME.PCTL[31].R =DBGm [LPPC0] RUNPC0; // ME_PCTL[32] R =DBGm [LPPC0] RUNPC1; //ADC0
MPC5607B_DEBUG.lcf n/a n/a	ME.PCTI[33].R =DBGm   IPPC0   RUNPC1; //ADC1
49 files 135K 33445	



Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc.

## Session Summary

#### Low Power Challenges

- Automotive market demands for low power are increasing:
  - More body nodes are appearing in every new generation of cars
  - Each body node has more functionality and features
- More functionality demands more from the silicon:
  - Smaller geometries to meet increasing demands
  - Smaller technology drives the power curve

### MCU Low Power Mechanisms

- Are there to make it easy
- Software support

### System Low Power Techniques

- Power up fast
- Standby as much as possible
- Intelligent use of available resources







